ABSTRACT Verilog-A is the de facto standard language that the semiconductor industry uses to define compact models. Unfortunately, it is easy to write models poorly in Verilog-A, and this can lead to unphysical model behavior, poor convergence, and difficulty in understanding and maintaining model codes. This paper details best practices for writing compact models in Verilog-A, to try to help raise the quality of compact modeling throughout the industry.
I. INTRODUCTION
Compact models are the models of circuit components (field-effect transistors, bipolar transistors, resistors, capacitors, etc.) that are used within circuit simulators; they are the means by which the electrical behavior of a component is represented for circuit design. Historically, compact models: were written in FORTRAN or C, comprising up to tens of thousands of lines of code for a complex model; were "built-in" to, and tightly coupled to the numerical algorithms used in, simulators; and required explicit hand-coding of derivatives with respect to the system unknowns (generally node voltages), which is a tedious and error-prone task.
Starting in the late 1980's, it became apparent, although not widely appreciated, that there were significant advantages in separating model definitions from simulators [1] - [3] . Besides decoupling models from numerical algorithms, it enabled the use of symbolic differentiation to automate the generation of derivatives, at one fell swoop eliminating the primary source of coding errors in models. It also became clear that having a standard language for defining compact models would be of great benefit, and that the hardware description languages VHDL-AMS [4] and Verilog-A, the analog only subset of Verilog-AMS [5] , originally intended for behavioral modeling of analog and mixed-signal systems, were good candidates to be appropriated for that purpose.
Despite significant initial resistance, Verilog-A has emerged as the de facto standard language for defining and distributing compact models. It is a "natural" language to use to write compact models, and in 2004 constructs explicitly for the purpose of compact modeling were added [6] . A compact model written in Verilog-A: requires of the order of one tenth as many lines of code as an implementation in C (primarily because it automatically generates derivatives, so does not require them to be explicitly hand-coded, and eliminates simulator interface code); is independent of the data structures and numerical algorithms used in a particular simulator; and is standardized. These attributes lead to compact model codes that can be much more easily implemented, ported between different simulators, understood, and maintained than if they were written in C, which in turn leads to significantly improved model quality.
Early Verilog-A compilers were not consistent in interpretation of the language reference manual (LRM) and implemented different subsets of the LRM, so sometimes different Verilog-A code was required for the same model to run in different simulators. As the language and compilers have matured, these differences have mostly disappeared, and the promise of portability is becoming a reality. Initially, Verilog-A compilers could be slow, and the code they generated had run times during transient simulations that were roughly 100 times longer than if a model was hand coded in C. However, some years ago there was a significant advance in the efficiency of Verilog-A compilers in both proprietary and commercial simulators and run times for complex models defined in Verilog-A are now within about a factor of 2 of those of hand-coded C, and usually only 5-20% slower. There are even examples where the run times of Verilog-A models are comparable to or slightly faster than C coded models [7] , [8] , and continued development of compilers will drive these run times still lower.
However, even though Verilog-A is ideally suited for compact modeling and precludes some coding mistakes it, like all programming languages, does not prevent people from writing models that are challenging to read, difficult to converge, inefficient, and/or fundamentally poor. History shows that many compact models written in Verilog-A are not particularly good; even experienced compact model developers can make subtle, and sometimes not-so-subtle, mistakes. Guidelines on how to write good models in Verilog-A, detailing both pitfalls to avoid and best practices to follow, have been published [9] - [14] ; however, these are often overlooked. Even people who could best benefit from following them (and not just by following the guidelines blindly, but rather learning why they were explicitly pointed out as practices to either adopt or avoid, thereby better knowing how Verilog-A, and circuit simulators, work) do not comply with the guidelines, as they are unaware of them or do not understand them properly.
Here, we assemble best practices for writing compact models in Verilog-A. We use examples derived from real models to explain these recommendations. These guidelines draw heavily on the prior material reported in [9] - [14] . As companion material we provide: useful generic Verilog-A macros and pn−junction charge and current Verilog-A building blocks [15] ; and an example Verilog-A model [16] , the R3 model for poly resistors, diffused resistors, and JFETs, that is neither too simple to be of practical use nor so complex that it obfuscates the underlying coding practices.
This paper is not a tutorial on Verilog-A; it assumes that readers have a basic knowledge of Verilog-A.
II. CIRCUIT SIMULATION
To understand how to best define a compact model it is essential to understand how circuit simulators work. A circuit simulator predicts the behavior of an electronic circuit by constructing and numerically solving a mathematical model of the circuit. This model consists of the topological connectivity, and compact models, of the components that comprise the circuit, including unintended elements such as parasitic capacitance, resistance, and inductance.
The mathematical model of the circuit is a system of nonlinear, coupled, differential algebraic equations (DAEs)
where x are the system unknowns to be solved for anḋ x = dx/dt. Since the advent of SPICE [17] the most common formulation for circuit simulators has been modified nodal analysis (MNA). For nodal analysis x are the voltages of, and F are Kirchhoff's current law (KCL) at, each node of the equivalent network of the circuit. For nodal analysis (1) can be written in a more specific way [12] f [
where f are the currents flowing in static branches of the equivalent network, dq/dt are the (capacitive) currents flowing in time-dependent branches of the equivalent network, and u is a vector of stimuli. Two major, common types of components do not naturally fit into this paradigm [17] : voltage sources and inductors. For such an element x must be augmented with the value of the current through the element, and the equation to include in F (the branch constitutive relation BCR) is the voltage relationship for the element; hence the "modified" qualifier in MNA.
Therefore, to best fit in with the nodal formulation on which circuit simulators are based, and to minimize the number of extra variables included in x, compact models should be based on voltage-controlled current elements I(V) and the time derivative of voltage-controlled charge elements dq(V)/dt. This is not always possible for every element in the equivalent network of a compact model, but where a model can be formulated in that way it should be: Do not use the advanced capabilities of Verilog-A to write a compact model; use I(V), dq(V)/dt, and only where absolutely necessary V(I) and dI/dt type branches.
Verilog-A is not defined solely in terms of electrical variables, but allows arbitrary physical disciplines to be defined. These definitions specify a potential (or across variable) and a flow (or through variable). The former obey the general loop extension of Kirchhoff's voltage (potential) law, the latter obey the broadening of KCL to a general flow conservation law. Any discipline in which it is possible to formulate 384 VOLUME 3, NO. 
for a scalar quantity V x (here assumed to be voltage), define V x as the potential on a node that is internal to a model and set up a single current contribution of value h flowing into (or out of, it does not matter which) that node, see Fig. 1 . This in essence adds h(V x , V 1 , V 2 , . . .) = 0 as one of the nonlinear algebraic equations that the simulator must self-consistently solve, and leverages the advanced solution algorithms that are implemented in a simulator to solve your equation. You need to be careful when "requesting" that the simulator solve such a nonlinear equation to ensure that the function and its derivatives are numerically well behaved for all values of V x , V 1 , V 2 , . . . , that the function is scaled appropriately for the simulator convergence tolerances, and that it has a single solution that can be found reliably by Newton's method. Some simulators may complain about floating nodes if you use the topology on the left of Fig. 1 ; in that case use the topology on the right, with h = h 1 + h 2 , and declare each branch to have a different name. Also, if you require an equation to be solved to a tighter tolerance than the convergence criteria set for the simulator then you need either to solve it yourself or to define a new nature with appropriate convergence tolerances.
Circuit simulators do not solve Maxwell's equations, they solve Kirchhoff's current law and assume the circuit components interact via perfectly conducting wires, with no fields internal to one component directly interacting with the fields internal to another component. Gauss's Law in integral form is
1. Verilog-A can of course handle more general model formulations. where S is the closed surface encompassing a volume V, E is electric field, ρ is the charge density per unit volume, which can vary with position within V, and is the permittivity. Because fields external to a device are assumed not to affect the internal state of a device, the integral on the left hand side of (4) is zero; therefore the right hand side must also be zero. But integrating the charge density on the right hand side gives the total charge q tot within a region, therefore
must hold for a compact model 2 .
III. COMPACT MODEL FORMULATION
This section details best practices related to fundamental physical requirements and alignment with circuit simulator operation. Verilog-A is a rich language. You can define models in terms of Laplace and Z-transform functions, define actions to happen on specific events, such as a voltage level crossing a certain value, and implement ideal delays. These capabilities can be exceedingly useful for implementing an abstract behavioral model of an analog circuit block in a manner that enables it to be efficiently simulated at the full IC or system level. But they have no place in a compact model and may be non-causal or otherwise break the laws of physics. The first rule for defining a compact model in Verilog-A is: do not do anything complex. To reiterate from the previous section, circuit simulators are based on nodal analysis using node voltages as variables, so formulate a compact model using I(V) and dq(V)/dt wherever possible, and V(I) and dI/dt where necessary.
Circuit simulators are primarily DAE solvers, so (see (2) ) formulate compact models using the time derivative operator ddt() but do not use the time integral operator idt(). You can convert the latter into the former by explicitly adding an extra system unknown. For example, for an inductor
2. We are glossing over details of work function potential and permittivity differences between different portions of a device; they do not affect the result that a region for which a compact model is to be developed must be charge neutral. and this can be transformed from an integral BCR to a derivative BCR by including I L as a system unknown, then
In Verilog-A a current is automatically added as a system unknown when you reference it using the access function I(branch) on the right hand side of an expression, so all you have to do is code your model as
or to include a nonlinearity formulate in terms of ddt() of magnetic flux phi(I(branch)).
The currents and charges in a device do not change if the same, but arbitrary, value is added to the potential of all external ports (i.e., terminals). Therefore, the formulation of a compact model should be independent of, and not reference, the ground node 3 .
Static currents flow in branches between nodes, but charges are associated with individual nodes, not with branches. This has led some models to be formulated with ddt() of the nodal charges referenced to ground, as in the left equivalent circuit of Fig. 2 . The dq 1 /dt current can be equivalently represented as flowing from port 1 to port 2 and then from port 2 to ground (this manipulation adds no net current to port 2), and similarly for dq 3 /dt, which gives the equivalent circuit in the middle of Fig. 2 . But from (5) the sum of all charges in a device must be zero, hence so must d(q 1 + q 2 + q 3 )/dt, leading to the equivalent representation on the right of Fig. 2 . So although compact models are formulated in terms of nodal charges, the ddt() currents associated with those charges should be implemented as branch currents, n − 1 of them for an n−port device with no internal nodes, referenced to an arbitrary reference port.
Other basic requirements for compact models are:
• They should be passive, i.e., they should not generate energy (although they can store energy in electric and magnetic fields).
• They should have zero current flow when no bias is applied.
• They should be smooth, preferably C ∞ continuous.
• They should generate reasonable values for unreasonable applied biases (the iterative numerical procedures used in circuit simulators can generate completely unrealistic values for x while converging to a solution).
• They should embody the physical symmetries of the device being modeled. In some cases, for example for computational efficiency when protecting against extreme bias values, it may not be reasonable to require C ∞ continuity. However, all model expressions should be at least C 1 continuous, to work properly with the iterative solution methods used by most circuit simulators, and note that accurate modeling of k th order distortion, e.g., to model the 3 rd harmonic intercept point IP 3 which is an important figure of merit for RF power amplifiers, requires C k order continuity for all core model equations.
If benchmarks have been defined for models of the type of device you are modeling, e.g., see [18] , [19] for collations of benchmarks for MOS transistors, make sure your model passes all of them.
If your model can have high impedance nodes, either internal to itself or when used in typical circuits, add gmin conductances to appropriate branches, otherwise the simulator may not be able to properly converge (if the currents flowing into a node are a lot less than the simulator KCL convergence tolerance then there is a wide range of values of voltages that control those currents over which the simulator determines that KCL is satisfied, so there is not a well defined solution). Setting to $simparam("gmin",defaultGmin) leverages the gmin-stepping solution algorithms that are implemented in many simulators.
IV. VERILOG-A BEST PRACTICES
The title of this section is perhaps a little less dictatorial than it should be: Consider these practices to be mandatory and do not violate them.
Use standard macros and analog functions wherever possible. Some generally useful macros, and building block analog functions for pn−junction modeling, are available at [15] .
Different simulators use different values for physical constants, so explicitly define the physical constants you use in your model; NIST [20] collates best known values, from the Committee on Data for Science and Technology (CODATA). The values for measured constants change over time, so version your defined constants with a suffix, like 'define QQ_NIST2004 1.60217653e-19 'define KB_NIST2004 1.3806505e-23
(for the magnitude of the electronic charge and Boltzmann's constant, respectively) to indicate their origin. Since version 2.4 of the Verilog-A LRM multiple NIST-version specific values for physical constants have been defined, so we recommend you use those; there are _SPICE, _OLD, _NIST1998, and _NIST2010 versions for each of 'P_Q (the elementary charge, a.k.a. the magnitude of the electron charge), 'P_K (the Boltzman constant), 'P_H (the Planck constant) and 'P_EPS0 (the electric constant, a.k.a. the vacuum permittivity). The Verilog-A physical constants 'P_CELSIUS0 (zero Celsius in Kelvin), 'P_U0 (magnetic constant, a.k.a. the vacuum permeability) and 'P_C (speed of light in vacuum), are defined (i.e., exact), not derived. However, what are defined and what are derived constants has changed over time, and may change in the future, so it is best to always use versioned physical constants.
Use the mathematical constants that are defined in the Verilog-A standard constants.vams, e.g., 'M_PI is π .
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If you need additional constants, declare them to 17 or more digits of precision (double precision arithmetic on most computers is accurate to about 16 decimal places). Specify appropriate limits for parameters. These should restrict the range of usage to where the model has been verified, and avoid values that can cause numerical evaluation problems. In particular, parameters that must physically be non-negative (e.g., resistances) should be restricted to the range [0:inf), and those that appear in the denominator of an expression should be prevented from being zero.
Always declare branches and use only those defined branches as the argument to access functions. For example, use branch (a,b) b_cond; I(b_cond) <+ g * V(b_cond);
(where g is conductance) rather than
(the b_ prefix is intended to make it more obvious that this is a defined branch, but is not mandatory). If you access a port current, for example to print as part of operating point information, remember to access it via the port access function I(<port>) rather than the branch access function I(port) as the latter effectively shorts the port to ground [12] , which is likely not what was intended.
Formulate models in terms of the proper discipline (i.e., physical variables); even though you can, do not map non-electrical disciplines (e.g., temperature and heat flow, for thermal modeling) into voltage and current. This is because the scale of typical values for a discipline may be different from the electrical discipline, hence the electrical discipline convergence criteria may not be appropriate. In Verilog-A different disciplines have different convergence criteria.
Where possible, use current contributions (not voltage contributions) and avoid unnecessary current probes, to minimize the number of added system unknowns; see [12] and the discussion in Sections II and III.
At first sight it appears that capacitive currents could be written in one of three ways:
(i.e., based directly on charge), C = f(V(b_cap)); I(b_cap) <+ C * ddt(V(b_cap)); (i.e., based directly on capacitance), or C = f(V(b_cap)); I(b_cap) <+ ddt(C * V(b_cap)); (i.e., by computing charge as q = C · V), and all of these forms have been used in one or more existing models. However, only the first of these should be used. The last form is wrong if the capacitance is nonlinear:
Some models, and most experimental data, are in terms of C(V) so it is tempting to use the last Verilog-A form above; however, this is incorrect. Pedantically the first and second forms are equivalent,
however the second form should not be used. In [12] it was noted that such branch-ddt equations do not align with the basic KCL nodal formulation and cause an extra system unknown to be added. They also can require special handling for harmonic balance analysis, especially for oscillator analysis. Modeling a general n-terminal device with no internal nodes requires (n − 1) 2 capacitances, cf. n − 1 charges for the first form, which increases the model development effort, increases model evaluation time as the derivatives of each capacitance have to be evaluated, and makes it more difficult to guarantee that a model is charge conserving. Fig. 3 shows simulated capacitances for the model C(V) = 10 −6 (1+V 2 ) for each of the above capacitance formulations (integrated for the q(V) form of course). Clearly, as expected, the third form is wrong, and the first two forms are equivalent. Fig. 4 shows results from transient simulations with the three models; the stimulus was a train of 1 V amplitude pulses, the current into each model was integrated to give charge, and the envelope of the upper and lower extremes of the integrated charge for each pulse cycle was calculated. Again, clearly the d(C·V)/dt model gets the amplitude wrong, however the net flow of charge into the device does integrate to zero over a cycle, as it should. In contrast, the C·dV/dt form does not properly balance the flow of charge during simulation.
The drift over time of the C·dV/dt form in Fig. 4 is a numerical, not formulation, problem, and can be reduced (but not eliminated) by tightening the simulator convergence tolerances. Nevertheless, to quote [21] for a 3-terminal device: "The best way to guarantee conservation at the common terminal in a model is to use and fit a single charge function Q(v 1 , v 2 ). That is, formulate the model to be charge based." If you have nonlinear C(V) data or have a model in terms of C(V), integrate to reformulate as q(V) 4 .
Avoid using variables that depend on ddt() in conditionals, as this causes an extra branch equation to be created [12] . 4. In some cases, e.g., MOS transistors with nonuniform laterally channel doping, it is not possible to qualitatively model some observed device behaviors with terminal charges [22] , [23] ; this can be overcome by using multi-section models with internal nodes.
Conditional code based on different physical approximations, analyses, and expressions for different bias values should be avoided, e.g., having separate calculations for MOS transistor operation in weak, moderate, and strong inversion. This is because C ∞ continuity is invariably lost at the boundaries between regions that have different modeling expressions.
Conditionals based on parameter values, to avoid evaluating parts of model that would have no effect, are obviously good for computational efficiency.
Conditionals to make evaluations numerically robust should be used. For example the commonly used smoothing function
can cause an exponential overflow for large positive y. For y > 0 this should be evaluated as
which is numerically identical to (10) but has no problem with exponential overflow 5 . Note that even though an "if" condition is used to switch between (10) and (11) the resulting computation is still C ∞ continuous. For more information on smoothing functions see [24] , [25] .
As noted previously, if limiting is used to restrict quantities to a reasonable range, to prevent numerical evaluation problems, then computationally-efficient C 1 continuous limiting can be preferable to computationally-expensive C ∞ continuous limiting, because by definition the latter affects model calculations, and adds computational cost, in the region where it should have no effect. The macro is effective for limiting the temperature and avoiding potential numerical evaluation problems in code for temperature mappings (this macro can be written more succinctly, in a single line, using the ternary operator ?:, see [15] , but that form does not fit the width of a column). For T within the range Tmin+1.0 to Tmax−1.0 it requires no exponential evaluation and does not have any effect on model calculations. The macro has continuity of function and derivative at T=Tmin+1.0 and T=Tmax-1.0.
Do not use analysis or event statements [9] . The former are not defined for all analysis types available in all simulators, and can lead to inconsistencies between different 
which will resolve to the desired calculation.
Use analog functions in preference to complex, multiline macros. They are more readable as they do not need parentheses () around argument usage or continuation \ characters at the end of each line. They also allow locally scoped variables without the need to use named blocks, and avoid inadvertent name collisions with module scoped variables.
In Verilog-A, both potential (voltage) and flow (current) contributions can be defined for a particular branch, and the contributions are additive. However, if the type of contribution changes then any accumulated value from the opposite contribution type is discarded. So be careful not to inadvertently switch contribution types, e.g., having a static current contribution for a branch but then switching to a voltage contribution for noise.
Ensure that all potential numerical problems (division by zero, square root of a negative number, exponential overflow, etc.) are thought of and protected against. Your model code should work robustly for any applied port biases; during iterative solution simulators can sometimes generate completely unrealistic bias values, and your model must handle these. Remember that Verilog-A code involves automatic derivative generation, so although √ V is defined for V = 0 its derivative 0.5/ √ V is not. This is true for V n where 0<n<1. The derivative of the absolute value function |V| is not defined at V = 0 so avoid using absolute values.
Do not try to be efficient by using a conditional that has a hard-coded value for a specific bias value, e.g., zero charge for zero applied voltage. While the value may be correct its derivative will not [9] .
Always write real values as such, i.e., 2.0 and not 2 without the decimal. Not only is it an explicit visual clue as to the data type, but in Verilog-A 1/2 will be interpreted as an integer divide and will return a value of zero, not 0.5 [10] .
Make sure your model has no "hidden states" [26] . Initialize all variables (do not code a model so it inherits values from the previous iteration, which Verilog-A stores), and if there are separate sets of interdependent conditional blocks at different parts of the mode code, make sure all quantities used in all branches of a conditional are defined in all branches of a conditional block that it depends on; the compiler does not know that your execution logic may be such that only results from part A of one conditional block are used in part A of a second conditional block, and only results of part B of the first block are used in part B of the second block. Define an initial value for such variables outside the conditional blocks, to guarantee that there are no unintentional hidden states. Hidden states cause problems for some advanced RF analyses, like periodic steady-state (PSS) analysis, but not for all analyses. So make sure you run a PSS analysis to test your model, to verify that it has no hidden states.
A model whose potentials and/or flows can take on values significantly different from those of "normal" simulation variables can give rise to numerical problems. In some cases this can be addressed by defining a discipline with appropriate absolute tolerance. However, some quantities like mobile carrier densities can span such large numerical ranges that a small value is, to machine precision, zero compared to a large value. Transform such quantities so that they have well scaled numerical values, e.g., use quasi-Fermi levels rather than mobile carrier densities, which in effect is a logarithmic transformation.
Ensure that large-signal and small-signal models are consistent. This means that the latter must be a linearized version of the former (this can be verified, by comparing small amplitude harmonic balance simulations to ac analysis simulations [19] ; they should match). This is automatic in Verilog-A, as long as you avoid conditionals based on analysis statements. Models defined in terms of frequency can be non-causal or have no exact equivalent in the time domain, so are not allowed in Verilog-A (except for noise).
Partition your code into functional blocks:
• initializations dependent on model parameters An exception to code partitioning is that in "building block" macros it can be useful to include code for two or more of the functional types listed in the previous paragraph. Although this means that there are statements of more than one functional type where the macro is instantiated in the top-level model code it makes the macro itself, and its usage, simpler and more self-contained. For example, a macro that handles small and large valued resistances is (this macro is overly simplistic, a more practical macro is available in [15] ). This macro mixes static and noise contribution statements, but eliminates the possibility of having inconsistencies between the two in the top-level model code.
Hand partitioning of code into functional blocks is also not possible in a model that includes switchable dependencies. For example, if a model includes self-heating that can be turned off or on, for the former any temperature dependencies do not depend on the biases and can be done as initialization steps whereas for the latter they must be done as part of calculations that depend on the system unknowns. Compilers should automatically handle the partitioning; the code should be written to maximize readability (which here should place the temperature dependence code in contribution calculations, not initializations).
Some models include ports that are optional to connect when the model is instantiated. A port is indicated as being optional when it is referenced in the module code as an argument to the $port_connected() function. Although Verilog-A no longer includes a null statement, conditionals can include null branches. So if you do not want to actually take any specific action if a port is connected or not, for example for a local temperature rise port dt that may be connected to the local temperature rise port of adjacent devices as part of a multi-device electrothermal simulation, or not connected if a single device self-heating simulation is desired, then include the statement if ($port_connected(dt)); in the module. This flags dt as being optional to connect in a netlist.
Place initialization statements in an analog_initial block (although not all compilers yet recognize that directive).
V. RECOMMENDATIONS
The items detailed in this section are perhaps not as important to adhere to as strictly as those covered in the previous section, and there may be good reasons for not following the recommendations in some specific circumstances. However, if you can follow these recommendations you should; violate them only if you really, really have to.
• Use begin and end around a conditional code block even if it consists of just a single statement.
• Where possible, avoid the use of implicit expressions.
• Since version 2.3 of the LRM "users are encouraged" to use the IEEE standard 1364-2005 Verilog HDL style calls for mathematical functions (see Table 1 ). If possible do this, however be aware that not all Verilog-A compilers are fully compliant with that standard yet; if you do use the "old" style functions remember that log() is logarithm to the base 10, use ln() for natural logarithm.
• Protect arguments to functions so they do not cause numerical overflows; this may be done using limexp() for exponentials, although exactly how that function limits the exponential is not defined so it can be preferable to do your own explicit limiting. For example, for a pn−junction current modeled as that block, to avoid conflicts with module scoped variables, or if possible define and use an analog function instead.
• Use SI units as much as possible. Sometimes using nm or μm for a dimension for a model parameter can be convenient, and mobility is almost universally specified as cm 2 /(V·s), but minimize such deviations from SI units. Instance parameters should always be in SI units.
• Run a model through as many different Verilog-A compilers as you can, and eliminate any errors and minimize the number of warnings. Although Verilog-A compilers are now more consistent than in the past there are still some differences; making your model run cleanly through multiple compilers will help make it as robust as possible. Always using begin and end, even around single statements, gives consistency of style (you have to use begin and end if there is more than one statement), makes more obvious the statement that is to be conditionally executed, and avoids the problem of adding a $strobe before or after a single conditional statement for diagnostic purposes during model debugging but forgetting to include begin and end around the block.
Implicit expressions can be necessary in places, for example where you want to have the simulator solve an equation such as (3) for (b_d is the branch defined for the diode and IS is a saturation current parameter) is an "elegant" way to include series resistance in simple diode I(V) model, and it is allowed in Verilog-A. Explicitly adding an internal node, and having separate BCRs for the series resistance and for the ideal diode, seems less elegant and introduces an extra system unknown to be added to x. However, the implicit formulation also causes an extra system unknown to be added, the current through the diode, does not align to the I(V) nodal formulation, and can complicate explicit limiting of the exponential to aid convergence. Do not use implicit expressions unless absolutely necessary.
Ensure that macros do not reference any module level variables; this makes them self-contained and avoids any inadvertent misuse or overwriting of variables. Explicitly define all input variables used by a macro as arguments, and do not modify their value within a macro. As noted previously, if a macro becomes too complex or involves locally scoped variables, use an analog function instead (where possible, analog functions cannot use access functions or contain contribution statements).
VI. CONVERGENCE
As noted previously, a key feature of Verilog-A is that it decouples a model definition from simulation algorithms, so in some respects convergence is a simulator, not model, responsibility. Nevertheless, poorly formulated models can significantly compromise reliable and efficient convergence, so a good compact model must be written with convergence in mind. To provide the most reliable convergence a model should:
• Have smooth core model equations, preferably C ∞ continuous but at least C 1 continuous.
• Restrict biases, temperature, and internal model quantities to prevent excessive values that cause numerical evaluation problems (keeping in mind that what is "excessive" may depend on device type, differing between a power MOS transistor and a FinFET, so should be definable via model parameters); use at least C 1 continuous limiting.
• Ensure that all expressions that depend on system unknowns have well defined derivatives, e.g., evaluate 3 √ x, where x depends on bias, as (4×10 4 /3 − 10 16 x 2 /3) · x for |x|<10 −6 ; this modification preserves C 1 continuity and avoids division by zero in evaluation of the derivative.
• Linearize exponentials for large argument values.
• For large values of system unknowns ensure the signs of derivatives cause Newton's method to adjust the values in the proper direction. If necessary, reformulate an expression for large or small argument values, e.g., see (10) and (11), to ensure that evaluation of both the expression value and its derivative are numerically stable and do not involve numerical "noise" or overflow.
• Judiciously add gmin conductances to branches that connect to possible high impedance nodes.
• Avoid excessively large capacitances and excessively small resistances; if the latter must be introduced implement as V(branch)<+R * I(branch). Historically, a key to good convergence was the development of algorithms that intelligently initialize branch voltages for devices with a near exponential dependence of currents on voltages, including MOS transistors in weak inversion, and limited (within a model) the change in those voltages between Newton iterations [17] . Such limiting is available in Verilog-A via the $limit() function. Verilog-A models that follow the recommendations listed above generally converge well in modern simulators without the use of $limit(). If your model is causing convergence difficulties consider using $limit(). Be aware that developing robust limiting algorithms takes significant effort and that the Verilog-A LRM does not specify how, or even that, $limit() should be handled by a simulator, only that it is a "method to indicate these nonlinearities to the simulator."
VII. EFFICIENCY BEST PRACTICES
In general, you should write Verilog-A code to be clean and readable, and expect the compiler to optimize numerical evaluations for run-time efficiency. However, different compilers can have different levels of capability for generating computationally-efficient models. To help minimize VOLUME 3, NO. 5, SEPTEMBER 2015 391
computation time, irrespective of compiler, the following recommendations may be useful.
• If you have to divide by a quantity many times, such as by the thermal voltage φ t = kT/q, compute its reciprocal once and then multiply by the reciprocal instead; this can be computationally more efficient.
• Similarly, use 0.5 * x rather than x/2.0.
• If you have several calls to $pow() with the same first argument, replace $pow(x,y) with $exp(y * ln_x), where ln_x=$ln(x) is computed once.
• Evaluate polynomials using Horner's method a0+x * (a1+x * (a2+x * (a3+...))) rather than a0+a1 * x+a2 * x * x+a3 * x * x * x+... or, even worse, a0+a1 * x+a2 * $pow(x,2)+a3 * $pow(x,3)+... as Horner's rule is more efficient. Although model developers bear some responsibility for the computational efficiency of their code, Verilog-A compilers have the primary responsibility for minimizing model evaluation time [9] . Compilers should eliminate common sub-expressions, automatically collapse nodes where possible, not re-evaluate constant expressions, etc. Verilog-A compilers have significantly advanced over the past decade and we hope will continue to do so: improving the coding of one Verilog-A model benefits that model; enhancing a Verilog-A compiler benefits all compact models.
VIII. SOFTWARE BEST PRACTICES
Although derived from, and an embodiment of, device physics, in the end a compact model is code. Compact model development should therefore adhere to known good practices for software development. Although targeted at MATLAB R much of the advice in [27] is generic, and it is recommended that you follow the guidelines espoused therein. Other standard practices are listed here.
• Use source code revision control.
• Use versioning for official releases, and never release two different codes under the same revision number, no matter how small the update or bug-fix.
• Develop regression tests in parallel with model development, and automatically run and verify regression test results after any code modification.
• Properly and fully document a model. Sections and important equations should be cross-referenced, and consistent, between the source code and all external documentation.
• Hold code reviews, with experts.
• Write legible code.
-use indenting for blocks, using spaces (4 is a good number) and not tabs -align vertically on the equal signs and contribution operators in assignments -make your code simple and transparent, not complex and opaque -use the simplest, and most readable, constructs possible
• Use meaningful names for intermediate variables (not tmp1, tmp2, t0, t1, ...).
NXP Semiconductors have proposed a version numbering system that we recommended you follow [28] ; this system has been adopted by both NEEDS and the CMC. The release is V.S.R where V is the version number, S is the subversion number, and R is the revision number. The version number is incremented by 1, and the subversion and revision numbers are both reset to zero, for a major model formulation change that requires new model parameter sets (i.e., is not backward compatible). The subversion number is incremented by 1, for the same version number, and the revision number is reset to zero, when there is a minor model formulation change that does not require new model parameter sets (i.e., is backward compatible; minor model features can have been added that are controlled by extra model parameters, but if the default values of those parameters "turn off" the added features, so that simulations with existing parameter sets give the same results as the previous release, then no increment in the version number is necessary). The revision number is incremented by 1, for the same version and subversion numbers, if there are updates to address issues like convergence, numerical evaluation problems, etc. but no changes in the basic model equations. There are situations in practice where the line between these alternatives is not perfectly clear; make the best choice, factoring in that it is desirable to have as few updates to the version number as possible. For pre-release versions for testing, add further identifiers such as .alpha, .beta, and .beta2 etc. (and of course drop this extra release identifier tag for the official release, once testing is complete).
Regression tests are life-savers: They should test all aspects of a model, including the influence of all parameters. This can be a daunting task once a model is complete-hence the recommendation above to develop regression tests in parallel with development of a model. You will have data that you use to guide and verify development of different parts of a model; use those data as the basis for regression tests. Regression tests also are the basis for verifying correct implementation of a model, so they should be delivered along with model code.
It may be impractical to check every possible combination of conditional blocks within a model, but every "sub-effect" model should have a test, preferably both stand-alone (i.e., with other sub-effect models turned off) and in combination with other sub-effect models. Tests should exercise at least dc, small-signal, and noise behavior, over bias, temperature, and geometry. If a model should have symmetry between two ports (such as the source and drain of a MOS transistor) then this should be tested. If a model can flip polarity, e.g., for an n−type or p−type structure, then both polarities should 392 VOLUME 3, NO. 5, SEPTEMBER 2015 be tested. Fig. 5 and Table 2 show a simulation set up that enables this to be done automatically; a single set of reference results, for n polarity with source and drain not flipped, can be used to test simulation of all configurations listed in Table 2 6 . This is important in practice; since errors in hand-coded derivatives are eliminated when a model is defined in Verilog-A some of the most common causes of errors in models are incorrect handling of polarity flipping or incorrect handling of symmetric pin flipping (Appendix B shows one way to implement these flips properly).
IX. ENFORCEMENT OF BEST PRACTICES
We have presented do's and don'ts for writing compact models in Verilog-A, but also noted that previous appeals to adopt best practices [9] - [14] are often ignored: What is different this time?
The Nano-Engineered Electronic Device Simulation (NEEDS) project is making an ongoing effort to create an automatic syntax checker, called VAlint, to "encourage" good Verilog-A practices [29] . VAlint accepts compact models defined in Verilog-A and returns recommendations for improvements based on the practices detailed here. This is done via a web browser, so there is no need for local installation of the checker code. The checker is based on ADMS [30] , [31] and is enhanced to comply with version 2.4.0 of the Verilog-A LRM [5] . In addition, it has a "prettyprint" capability that reformats Verilog-A code to conform to good coding standards; e.g., tabs are replaced by spaces, lines are automatically indented, etc. 6 . To simplify automated testing of polarity flipping, a model should not have internal constants that are hard-coded to be different between n−type and p−type polarities but should have such quantities able to be set via parameters, with different defaults for n−type and p−type polarities. Some models may have different calculations for n−type and p−type polarities; again, rather than being hard-coded based on polarity the selection of which code block to execute should be based on a parameter that has a different default for the different polarities.
We hope that in the future a gate for release for a compact model is that it cleanly pass the rules that are embedded in VAlint [29] .
X. CONCLUSION
Verilog-A has revolutionized compact model development and implementation: it reduces model code size to about 10% of that of an equivalent model coded in C, and gets rid of the most common source of implementation errors-incomplete or incorrect derivatives. However, Verilog-A has significantly lowered the bar to becoming a compact model developer, and our experience over the past decade is that many compact models written in Verilog-A do not follow known good software practices, often violate requirements dictated by basic physics, and ignore previously published "how to" recommendations on writing compact models in Verilog-A. Despite the last of these, we hope that the best practices espoused here, and embodied in the web-based Verilog-A checker VAlint of [29] , along with the general and pn−junction macros and analog function building blocks available at [15] and the example R3 model code of [16] , can help raise the standard of compact models written in Verilog-A.
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APPENDIX A CHECK LIST
To help evaluate whether a Verilog-A model adheres to the best practices detailed above we provide a succinct check list. 
APPENDIX B SOURCE-DRAIN AND DEVICE TYPE POLARITY REVERSAL
For field-effect transistors, models are usually formulated for n−channel devices for V DS ≥0. Polarity and terminal flipping are necessary to handle p−channel devices and V DS <0. We have seen problems with the implementation of these operations in some models, and other models where separate codes, with substantial duplication, have been generated, which complicates code maintenance. This appendix provides pseudo-code to show one way to implement these operations, where the parameter type is −1 for n−body and +1 for p−body, and gmin should be derived from the minimum conductance simulator variable. 
